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ABSTRACT
Phasor measurement units (PMUs) which measure electrical waves with real-
time synchronization at widely spread points across the power grid offer
great benefits. While the PMU device concept is well known in the power
industry, the field of power system analysis stands to benefit greatly from
using different methods of designing and implementing an inexpensive PMU
that can be widely and densely distributed on the grid. Traditional PMUs
are mainly installed at the transmission level, where they are hard to install
and maintain, and can be expensive due to the rating requirements of the
components. Given their benefits and increasingly widespread installation,
easier-to-maintain and less costly PMUs are desired.
In 2000, frequency disturbance recorders (FDRs), which are single-phase
PMUs that monitor the power grid at the 120 V distribution level, were
operated for the Frequency monitoring Network (FNET) project by Virginia
Tech and the University of Tennessee. While installing FDRs at the low-
voltage distribution level of the power grid was a great step toward reducing
the cost and limitations of PMU use, there are still drawbacks and significant
room for improvement: the sampling frequency is low at 1440 samples per
second (SPS), there is no auxiliary power supply to support the device during
an atypical power grid event, and the USD 2000 price can be driven lower.
This thesis introduces the Distributed Grid Analytics Platform (DGAP)
which has a higher sampling rate (20k SPS), a backup power supply, smaller
size, and much lower cost (USD 200) while keeping the functionality of the
FDRs including accurate data acquisition, GPS time synchronization, inter-
net connectivity, and open source data upload. The improvements were re-
alized by a more succinct approach for the system design and more updated
component selection, which will be explained in this thesis. The designed
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DGAPs were built into prototypes and tested in household power outlets,
experimentally validating their functionality.
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CHAPTER 1
INTRODUCTION
1.1 Introduction
Phasor measurement units (PMU) have been playing an important role in
power grid monitoring. A PMU is a device that measures the voltage and
current on an electricity grid and obtains the frequency and phase data from
the voltage and current data measured [5]. The PMUs are also time synchro-
nized, which enables synchronized real-time measurements of wide ranging
measurement points on the grid [6]. With continuous sampled and synchro-
nized real-time data from different locations, the data are widely used for
power system model verification. More importantly, PMUs can be used to
perform real-time power grid monitoring; if incorporated with relays and
other circuit protective devices [7], the device can trip the grid to prevent
damage before things happen [8]. From this real-time monitoring aspect,
the data collected around an atypical event can be studied for power system
behavior analysis and contribute to future power grid technologies [9]. Due
to all the benefits a PMU can provide, they are considered one of the most
important measuring devices in the future of power systems [10].
As technology has evolved, PMUs have evolved significantly as well [11].
Traditional PMUs are usually installed on transmission lines with voltage up
to 765 kV. This PMU is very expensive because it must operate safely in a
high voltage environment; in addition, installing a device on the transmis-
sion line can be expensive and time-consuming, costing tens of thousands of
dollars per device and requiring several months of effort. Maintaining the
device can also be costly. These constraints limit the number of PMUs we
can distribute to the field and, thus, their use in the electric power industry.
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In 2000, Frequency Disturbance Recorders (FDRs), which are PMUs that
can be installed at the low-voltage distribution level of the power grid [12],
were introduced. Since voltages involved are much lower than those for tra-
ditional PMUs, FDRs are relatively inexpensive and simple to install. FDRs
sample at 1440 samples per second and transmit to the Frequency monitor-
ing Network (FNET) for processing and storage. As the distribution-level
FDRs have been developed, the number of deployed PMUs has significantly
increased.
As time goes on, it seems that we always need PMUs to be distributed
more densely and sample data faster. That is why Distributed Grid Analytics
Platforms (DGAPs) have been developed. DGAPs aim to sample faster and
operate more reliably while costing less. DGAPs have been developed and
the prototypes are tested and ready for deployment in the field. The cost
per DGAP is estimated to be under 200 USD, one tenth that of FDRs. The
DGAP is implemented with backup battery power supply, so it can capture
data even when the voltage at the power grid is too low to support the device.
The DGAP samples data at 20k Hz, which capture more transient behavior
of the power grid. The data collected by DGAP — the time-synchronized
rms voltage, frequency, and phase data — can be used to do event detection
and location estimation [13], power system event visualization, power grid
oscillation detection [14], on-line trip detection, off grid/islanding detection
[15], and all other power system research. As the data is more transient
and more reliable, it could help advance power system research to a new
future, especially when renewable energy sources such as solar power come
into play [16] and more transient and accurate monitoring are needed.
The upper level description of how the DGAP works is as follows. The
DGAP samples a scaled-down version of the power outlet’s voltage signal
using an analog-to-digital converter, and these data are processed to a micro-
controller for further calculations. Each measurement is time stamped with
time information provided by a GPS, and then all those data are transmitted
to a server for processing and storage. More detailed explanations will be
presented in this thesis.
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1.2 Organization of this Thesis
This remainder of thesis is divided into three chapters.
Chapter 2 introduces the design and implementation of the DGAP hard-
ware. Considerations during system design and component selections are
described in detail. Advantages and possible future improvements of each
component are highlighted. These prototypes are used for all the software
design and experimental testing explained in the following chapters.
Chapter 3 explains the software structure of DGAP and mathematical
implementations for obtaining RMS voltage, frequency, and phase data.
Chapter 4 presents the test setup and experiments performed to verify the
functionality of the DGAP prototypes. Obtained data are analyzed, and
future efforts of what need to be improved are discussed.
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CHAPTER 2
HARDWARE IMPLEMENTATION
In this chapter, the design and implementation of the DGAP hardware are
introduced. Considerations during system design and component selections
are described in detail. Future improvements that can be done are stated in
each section.
2.1 System Level Structure
The system level hardware structure of the DGAP is shown in Fig. 2.1
Figure 2.1: DGAP hardware structure at the system level.
The “Power System”terminal represents the 120 Vrms AC power outlet.
From the power outlet, the wire goes in two directions: one goes to the data
acquiring system, and the other provides power to the device.
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At the beginning of the data acquiring system, the 120 Vrms AC voltage
feeds into a voltage-step-down circuit through an AC power connector [17].
The voltage-step-down circuit converts the 120 Vrms AC voltage, which is in
the range of ±170 V, to the range of 0 V to 3.3 V. This step is essential since
most analog-to-digital converters (ADCs) only take positive analog voltage
input under 5 V. The reason we step down the voltage even further to limit
the maxim input value to 3.3 V is that the device is operating on a 5 V
power rail, thus the reference voltage provided to the ADC cannot reach 5
V, which places an upper limit of the input voltage; this choice of values will
be explained in detail in Section 2.2. The voltage-step-down circuit is shown
in Fig. 2.2.
Figure 2.2: The voltage-step-down circuit.
At the input of the voltage-step-down circuit, an input range of ±185 V
was used instead of the ±170 V, which is ±120×√2 V, to allow some room
for disturbance and abnormal performance of the power grid; the output of
the circuit ranged from 0.1 V to 3.2 V instead of 0 V to 3.3 V for the same
purpose. With this setup, the relationship between input and output can be
defined as
output = 3.2 V, when input = 185 Voutput = 0.1 V, when input = −185 V (2.1)
By Kirchhoff’s current law, which defines that at any node in an electrical
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circuit, the sum of currents flowing into that node is equal to the sum of
currents flowing out of that node, the circuit can be represented as
3.3 V−3.2 VR2 + 185 V−3.2 VR1 = 3.2 VR33.3 V−0.1V
R2
+ −185 V−0.1V
R1
= 0.1 V
R3
(2.2)
By solving Equation. 2.2, the ratio of R1, R2, and R3 was obtained to be
roughly 58:1:1. The choice of exact values of the resistors will be explained
in Section 2.2.7.
The stepped-down voltage feeds into the ADC as analog signals, then the
ADC outputs digital signals to the micro-controller through a digital isolator.
As indicated in Fig. 2.1, there is a high voltage region, which has direct
contact to the power outlet, and a low voltage region, which does not touch
the 120 Vrms AC voltage at all. The function of the digital isolator is to
isolate the high voltage and low voltage region so that if anything abnormal
happens at the power grid, or if any component at the high voltage region
does not function correctly, the micro-controller does not get burned due to
possible overrated voltage or current. The isolated DC/DC in the power path
between micro-controller power rail and the ADC serves the same purpose.
From another route, the power outlet feeds into a power adapter which
provides 5V DC to the micro-controller, which provides power to the rest of
the system. When the power outlet is incapable of providing power to the
device, the micro-controller starts drawing power from an external battery
through the battery charging circuit; once the device start drawing power
from the power outlet, the battery charging circuit charges the rechargeable
battery for future use.
A GPS is built in for real-time stamps and synchronization. The micro-
controller is connected to internet via Ethernet for data upload. When the
device temporarily loses internet connection, a single 256Mb x16 DDR3L
4GB (512MB) memory on the single-board computer will be used for data
storage.
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2.2 Component Selection
This section explains how the components in the system are selected. A list
of components mentioned in this section can be found in Table D.1 within
Appendix D.
2.2.1 Single-board Computer
When it comes to choosing what single-board computer to use, there are
several different aspect to be considered and several functionalities to be
fulfilled.
The single-board computer needs to have a micro-controller that can per-
form real-time data sampling at a high enough rate as well as efficiently
analyze the acquired data mathematically. It needs to have output power
rails to power the rest of the system. It has to have two or more communica-
tion interfaces to communicate with peripheral components such as GPS and
ADC. It needs to have internet access through Ethernet or wi-fi or some other
kind for data sharing. It needs to have some kind of data storage to store
data temporarily. And also, since one of the goals of this DGAP is to make
it as inexpensive as possible, it should be open-sourced with a reasonable
price.
Beaglebone Black (BBB), as shown in Fig. 2.3, is one single-board com-
puter which fulfills the listed requirements.
Figure 2.3: Top view of Beaglebone Black.
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The functional block diagram of the Sitara XAM3359AZCZ100 Processor
on board is shown in Fig. 2.4.
Figure 2.4: AM335x functional block diagram adapted from [3].
The ARM Cortex-A8 CPU in the Sitara Processor operates in a Linux
system. There are two images to choose from, Debian and Angstrom. Our
project used Debian because it has a wider support. All the data analysis
can be performed in this ARM CPU. The problem is that Linux lacks a
real-time system to sample data deterministically, and it has a slow I/O,
around 10kHz, which is not fast enough for our target data sampling rate.
Fortunately, there is a programmable real-time unit (PRU) on the Sitara
Processor which can fill in these gaps. The PRU samples data with accurate
time stamps, disregards any interrupts from background or elsewhere, and
can run at 200 MHz, which is fast enough for our device. The only minor
disadvantage of this setup is that the PRU is coded in Assembly, which could
make it a little bit harder to perform fancier functionalities. There is 64K
shared RAM which both the ARM and PRU can access; thus after the PRU
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samples the data at an accurate time stamp, it exports the data to the shared
RAM, and then the ARM processor takes the data over for further analysis.
Duo CPU also gets the work done faster, which can be critical in the future
as we raise the sampling rate further.
For communication interface, the Sitara processor has 6 universal asyn-
chronous receiver/transmitter (UART) interfaces, 2 serial peripheral Inter-
faces (SPIs), and 3 I2C interfaces, which leaves plenty of space for choosing
peripheral components that use communication interfaces. It has a single
256Mb x16 DDR3L 4Gb memory device on board for temporary data stor-
age when necessary.
For internet, the Beaglebone can use either the Ethernet cable or a USB
wi-fi dongle. For battery, Beaglebone has pulled out battery connection pins
as TP5 - TP8 for external battery system connections.
Other than having all the required functionalities, what makes Beaglebone
Black stand out from other single-board computers is that both the hardware
and software of BBB are open-sourced, which means the schematics and PCB
layouts are all available if any modification to the hardware needs to be done.
2.2.2 GPS
The Adafruit Ultimate GPS Breakout, shown in Fig. 2.5, was selected.
Figure 2.5: Top view of Adafruit Ultimate GPS Breakout.
This GPS board is built around the FGPMMOPA6H MT3339 GPS mod-
ule. This module is 5 V friendly and ideally has a 20 mA current draw.
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This GPS has a UART interface to communicate with the micro-controller
(trough pin TX and RX) for time and location information as shown in
Fig. 2.6, and also a pulse per second (PPS) output which can be used for
time synchronization. Fig. 2.6 shows a series of sample output data from
the GPS which are transferred to the micro-controller through UART. The
six-digit number right after the “GPRMC” (recommended minimum specific
GPS/Transit data) is the “hhmmss” used for time information [18].
Figure 2.6: Serial data output of the GPS.
Fig. 2.7 shows the time relationship between the PPS signal and the serial
data. The pulse signals the start of a second, then all the data sampled
within this second is stamped by the time information acquired through
UART. Since the device desires to output 20 data per second, it will rely
on the system clock to divide one second into 20 pieces. The resulting time
portion of the final output data of the device is shown in Fig. 2.7.
Figure 2.7: Diagram of how GPS data contribute to accurate time-stamps.
Considering that the in-doors usually has very poor satellite reception for
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GPS, the Adafruit Ultimate GPS Breakout also has a uFL connector built
in for an external active antenna. For the DGAP, an external active antenna
with a 5 meter long cable is selected so the antenna can reach out of a window
for better satellite reception. There is a “FIX” output that can be connected
to an external LED to indicate if the GPS is getting satellite. This signal
will be pulled high every second if there is no satellite reception, and will be
pulled high every 15 seconds for good satellite reception.
The module can be enabled or disabled easily by pulling the “EN” pin.
2.2.3 Charge Management IC and Li-ion Battery
The backup power supply system is composed of a charge management IC
and a battery. This subsystem is connected to Beaglebone Black at pins
TP5-TP8, which are presented as a 2x2 header right under the 5 V DC input
jack.
By lab observation of DGAP Prototype Version 1.0, the DGAP could draw
up to 500 mA current with 5 V DC input but never exceed this amount. A
Li-ion battery with features listed in Table 2.1 was selected. The battery can
continuously provide 500 mA current to the device and can output 1 A for a
short period of time if any unusual power withdrawal occurs.
Table 2.1: Polymer Li-Ion Cell Features [1]
Nominal Capacity 500mAh 1.85Wh
Charging rate 0.5A Max. (1.0C rate)
Continuous Discharging Rate Continuous: 0.5A (1C)
Max Discharging Rate 1A (2C) for 30 second
Ideally the four pads TP5-TP8 are provided to allow access to the battery
pins on the built-in single-chip PMIC TPS65217 which perform the charge
and discharge of the battery power; however, during testing, the PMIC was
able to discharge the battery to provide power to the system, but was un-
able to charge the battery when external USB or DC power is present. Thus
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charge management IC was needed to perform battery charging. Consider-
ing the battery’s maxim charging rate is 500 mA, MCP73811, which has a
selectable charge current of 85 mA/450 mA [19], was selected for battery
charge management. Even though TPS65217 on board is not performing the
battery charging alone, the battery charging circuit is still connected to Bea-
glebone through the four pads which are connected to TPS65217, thus the
max output current of the TPS65217 was checked to make sure the charging
current does not exceed the PMIC’s maxim charging current, which is 1.2
A. For a charging rate of 450 mA, which is the application in our device, the
PMIC chip is connected as shown in Fig. 2.8; in the future, if withdrawing
450 mA becomes too much for Beaglebone Black to handle, pin 5 can be
grounded to select a charging rate of 85 mA.
Figure 2.8: Connection of MCP73811 for charging rate of 450 mA.
TP7 on BBB was left floating since the temperature sensor input is not
necessary in our case. Note that if the BBB is running off the battery power,
the system voltage pins will output 3.3 V instead of 5 V, which is the voltage
when BBB is running off the external USB or DC jack.
During prototype testing it was found that if the device is powered from
the 5 V DC power jack, when the power is removed, BBB turns off regardless
of the present of the battery; but if the device is powered from USB, the BBB
keeps functioning with power provided by the battery. Then it was found
that, given how the BBB is implemented, if the present 5 V DC power is
removed, the power pin to the ARM will be toggled and power down. Thus
for the device to smoothly transfer from external power to battery power
when needed, the power needs to be provided from USB, but not the 5 V
DC power jack.
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2.2.4 Linear Regulator
The linear regulator in the device will contribute two parts: the reference
voltage of the ADC and the reference voltage Vref in the voltage-step-down
circuit. Typically most linear regulators provide output voltage of 1.8 V, 2.5
V, 2.8 V, 2.9 V, 3.0 V, 3.1 V, 3.3 V, 5.0 V, and 10 V to choose from. We want
the output voltage of the linear regulator to be as high as possible because a
high reference voltage gives the ADC a wider input range, greater value per
bit, and thus better accuracy; but since the Beaglebone Black outputs 5 V
through the power isolator to the components on the high voltage side, the
value of the linear regulator is limited. The linear regulator with 5.0 V could
be the best choice if it is guaranteed that the power isolator always provides
≥ 5 V to the Vin of the linear regulator, but because there can be disturbance
and voltage drop from the power isolator or other cause from the system, the
3.3 V is selected to be safe. Since the DGAP has an accuracy standard to
meet, we want the selected chip to have low output tolerance, low dropout,
and low noise. After comparisons, LP2985-33DBVR with features shown in
Table 2.2 was chosen.
Table 2.2: LP2985-33DBVR Features [2]
Output tolerance (Standard Grade) 1.5%
Dropout rate 280 mV at 150 mA
7 mV at 1 mA
Noise (with 10-nF Bypass Capacitor) 30µVRMS
LP2985-33DBVR has a relatively low output tolerance, low dropout, and
low noise compared to a selection of other linear regulators and requires
fewer external components. The external capacitors are connected as shown
in Fig. 2.9 for low-noise operation and output stability. The enable pin (pin
5) is directly connected to high since the output of the linear regulator is
constantly needed.
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Figure 2.9: Connection of LP2985-33DBVR.
2.2.5 Analog to Digital Converter
The analog-to-digital converter (ADC) takes in a voltage reading between 0
V and the Vref which is 3 V, and outputs a series of digital signals which can
be read by the micro-controller. The analog value for the least significant bit
(LSB) of the serial of digital signal can be calculated as
LSB =
Vref
2#bits − 1 (2.3)
For example, there is a 12-bit built-in ADC in the Sitara processor, so if
we use a reference voltage of 3.3 V, the value of the LSB of this particular
ADC is
LSB =
3.3 V
212 − 1 ' 0.8059 mV (2.4)
Therefore, if the micro-controller reads 2310 from this ADC, for example,
the voltage at the input of the ADC can be calculated as
V = 0.8059 mV × 2310 = 1.8615 V (2.5)
The value of the LSB is one factor that determines how accurate the ADC
reading can be. An ADC with LSB = 0.8059 mV means the voltage read can
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only increment by 0.8059 mV, thus it will not reflect the voltage accurately
if the voltage variation is less than 0.8059 mV. Decreasing the value of the
LSB increases the accuracy of ADC reading. Also notice that the voltage the
ADC reads is scaled down from ±185V to 0.1 V to 3.2 V, thus the error will
be even larger after the 1.8615 V is transformed back to the full scale. From
this aspect, the 12-bit ADC on Beaglebone Black could be too inaccurate to
be used in the DGAP to meet the IEEE standard [20].
A 14-bit ADC ADC141S626 was used in the device. As ADC141S626
takes both positive and negative voltage inputs, which is very different from
many other ADCs, and its most significant bit (MSB) presents the sign of
the voltage input [21], it is thus really a 13 bit ADC with input voltage
that is twice wider. Prototype Version 2.0 only used the positive part of the
input, which can be improved in the future with some modification of the
voltage-scale-down circuit. For Prototype Version 2.0, the value of the LSB
of ADC141S626 is
LSB =
3.3 V
213 − 1 ' 0.4029 mV (2.6)
The voltage at the power outlet (V1) and the voltage at the input of the
ADC (V2) can be described by a linear equation V1 = aV2 + b. To scale back
the voltage reading, we know
−185 = 0.1a+ b185 = 3.2a+ b (2.7)
Solving Equation 2.7, we get a ' 119.36, b ' −196.94, thus
V1 = 119.36V2 − 196.94 (2.8)
which means the measured voltage value increments by
LSB = 119.36× 0.4029 mV = 0.048 V (2.9)
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This value will be halved if the negative portion of the input range is also
used. The real value could be off by a little bit due to the tolerances of
the components such as the resistors in the voltage-scale-down circuit, the
linear regulator output voltage, etc., thus calibration is needed before put
the device in field.
ADC141S626 has a maxim sampling rate of 250 kSPS, which is more than
enough to provide our desired 10 kSPS sampling rate. It uses the SPI com-
munication interface which is supported by Beaglebone Black. It takes the
system clock (SCLK) and chip selection (CS) signals, which determine the
sampling rate, from Beaglebone Black and feeds back sampled data Dout.
The external capacitors are connected as shown in Fig. 2.10 for low-noise
operation and input stability.
Figure 2.10: Connection of ADC141S626.
2.2.6 Digital & Power Isolators
Digital and power isolators are used between BBB and all the components
on the high voltage side, including the ADC and the linear regulator, to
isolate any signal and power route. This measure can be very beneficial from
the safety aspect; it protects the system on the low voltage side (including
the Beaglebone Black, the GPS, the backup battery system) from abnormal
current or voltage caused by fault in the power grid or broken parts in the
high voltage side which may damage components in the low voltage part or
cause safety hazards.
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There are many isolators to choose from. For the DGAP, there are 3
signals to be isolated between BBB and the ADC: from BBB to ADC, we
have system clock and the chip selection signal; from ADC to the BBB,
there is the sampled data. And the BBB needs to provide power to ADC
and the linear regulator through a power isolator. The ADuM640x series
stands out since it includes the signal isolation channels and power isolator
in one single chip. The power isolator can take 5 V or 3.3 V input from
the BBB and output 5 V or 3.3 V to the high voltage side, which means
even if the BBB is running off the battery power, the system on the high
voltage side can still have 5V power rail. The power isolator can output up
to 400 mW, which is capable of supporting the high voltage side. As a signal
isolator, ADuM640x has four channels; the difference between ADuM6400,
ADuM6401, ADuM6402, ADuM6403, and ADuM6404 is the direction of the
channels, as shown in Fig. 2.11.
Figure 2.11: Channel directions of ADuM640x series adapted from [4].
The DGAP requires two signal channels in the same direction as the
power channel, and one signal channel in the opposite direction; thus both
ADuM6401 and ADuM6402 would work, and ADuM6401 was chosen. The
pin configuration of ADuM6401 is shown in Fig. 2.12. VDDL (pin 7) is con-
nected to VDD1 (pin 1) to supply power to the data channels, and VSEL (pin
10) is connected to VISO (pin 16) to select 5 V output voltage (VISO = 5V ).
From the data sheet, it was noted that 5 V output with a 3.3 V input is
discouraged since this combination has quite low power efficiency. But since
power consumption is not a critical consideration in this project at this stage,
17
Figure 2.12: Pin configuration of ADuM6401.
Prototype Version 2.0 is fine with this setting.
2.2.7 Resistors in the Voltage-Step-Down Circuit
In Section 2.1, we have discussed the voltage-step-down circuit and obtained
the ratio between R1, R2, and R3 from Equation 2.2 to be 58:1:1. When
choosing the value of the resistors, we need to consider both the power rating
and the noise. The resistance value can be large to prevent reaching the
power ratings, but as the resistance value increases, the noise at the output
will increase as well; since data accuracy is critical to a DGAP, we want to
keep the resistor values as low as possible.
Most surface mount resistors with unit kω usually have power rating of 1/8
W or higher. According to Fig. 2.2, the maxim voltage that can be applied
to R2 or R3 is 3.3 V (disregard the 0.1 V margin). The relationship between
resistance R, voltage V, and power P of a resistor is
P =
V 2
R
(2.10)
Thus the minimum resistance capable for R2 and R3 is
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R2,3 =
(3.3 V )2
1/8 W
= 87.12 Ω (2.11)
The maxim voltage that can be applied to R1 is -185 V (disregard the 0.1
V margin), thus the minimum resistance capable for R1 is
R1 =
(−185V )2
1/8W
= 273.8kΩ (2.12)
To keep the ratio of 58:1:1, R1 limits the minimum value of R2 and R3.
R1 = 357kΩ was chosen, thus R2 and R3 supposed to be
R2,3 =
357kΩ
58
= 6.16kΩ (2.13)
To ensure the measurements to be as accurate as possible, resistors with
1% tolerance are desired, and these have a set of standard values. 6.19kΩ is
the closet one to the calculated 6.16kΩ [22], thus it is selected.
Most of the resistors on board, including R2 and R3, have the 0603 package.
For R1, referring to Appendix B, we can see that the space between the two
pins of R1 is the only blank between the power outlet and the rest of the
circuits behind R1; thus 1206, a larger package for R1 which gives a larger
space between its two pins, is selected for safety reasons.
2.2.8 Circuit Protection and Signal Indication
As mentioned in Section 2.2.7, the space between the two pins of R1 is the
only gap between the power outlet and the rest of the circuits. Even though
we have increased the package size of R1, more safety measures can be ap-
plied. A fuse (250 V /500 mA rating [23]) is inserted between R1 and the
power outlet connector to prevent over current /voltage.
For signal transmission, all the signal routes have a 5Ω series resistor to
prevent short circuit. Exceptions include R12 and R13 which are in series
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with the LEDs, indicating the presence of Beaglebone’s system voltage (Vsys)
and 5 V external voltage. Since the LEDs indicate power and are directly
connected to the power rails without current limitation, R12 and R13 need to
be larger to limit the current through the LEDs so it does not go over the
limit, which is 30 mA for the LEDs selected [24]. By Ohm’s law, R12 and
R13 need to be at least
R12,13 =
5 V
30 mA
= 166.67 Ω (2.14)
assuming the LED does not have a resistance. 200Ω resistors are selected for
R12 and R13.
2.2.9 Container
A Hammond Project Box with size that will fit the board was chosen. The
box has eight stands to screw in the PCB. Holes are hollowed out at the front
and side of the box as shown in Fig. 2.13 for the connectors and LEDs.
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Figure 2.13: Regions hollowed out on the box for connectors and LEDs.
Front view (top) side view (bottom).
Refer to the box data sheet [25] for dimensions of the box.
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2.3 Prototypes
Fig. 2.14 shows the end product. More photos showing the device from
multiple views can be found in Appendix C.
Figure 2.14: Distributed Grid Analytics Platform Rev. 2.0.
Compared to DGAP Rev. 1.0 as shown in Fig. 2.15, Rev. 2.0 has more
space between the high voltage side and the low voltage side for safety rea-
sons.
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Figure 2.15: Distributed Grid Analytics Platform Rev. 1.0.
Rev. 2.0 has pulled out Beaglebone system voltage (Vsys), 5 V DC voltage
(VDC), GPS FIX signal (FIX), ADC chip selection (CS), Ethernet enable
(Ethernet), and signal that indicates the presence of the power outlet AC
voltage (Vac) to six LEDs on the side edge of the PCB. Vsys indicates that
the device is powered. VDC indicates that the device is drawing power from
the external 5 V DC power jack. FIX indicates the GPS satellite reception
status, the same pattern as explained in Section 2.2.2. CS indicates that
BBB is normally asking ADC to sample data. Vac indicates that the device
is finely plugged into the power outlet.
In the high voltage region of the board, there is a row of headers for testing
purposes. Signals pulled out include the 3.3 V reference voltage Vref , positive
signal input of ADC (+IN) and negative signal input of ADC (-IN), system
voltage (VDD) and Ground (GND) of the high voltage side, chip selection
of ADC (CS), serial data output of ADC (DATA), and system clock of BBB
(CLK).
At the very middle of the board, there is a 2x2 header (P6). P6 is the
battery pads corresponding to TP5-TP8 on Beaglebone black. When assem-
bling, after the BBB is secured on the PCB, use wires to connect P6 to TP5
– TP8 on BBB, upper left pin to upper left pin, lower right pin to lower right
pin, respectively.
Use screws to secure the Beaglebone Black to the PCB, power outlet con-
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nector to PCB, PCB to the box, and container lid to the container base.
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CHAPTER 3
SOFTWARE IMPLEMENTATION
3.1 Software Work-flow
The system level software work-flow for the DGAP is shown in Fig. 3.1
Figure 3.1: Software work-flow of the FDR.
The general idea is as follows. One of the programmable real-time units
(PRUs) on board acquires 14 bits raw data from the ADC and transfers it
to the shared memory; the other PRU counts the number of micro-controller
timebase ticks between pulse per second (PPS) signals from GPS, which will
be used for time synchronization. On the other side of the shared memory, the
ARM processor will use C code to draw the unscaled raw data and transfer
it to Python for further processing. The GPS also provides time information
to ARM through UART. After the raw data get scaled and the frequency,
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Vrms, and phase are calculated, the data in defined chunk sizes are sent to
an open source PMU data handler called Open PDC through TCP/IP. The
Assembly, C and Python code are given in Appendix F.
3.2 Mathematical Methods for RMS Voltage,
Frequency, and Phase Calculation
After the voltage data and the time stamps are all imported to the Python
code, different mathematical methods are compared to choose the one that
gives the most accurate RMS voltage, frequency, and phase measurements.
This section will present the mathematical methods used for data calculation
utilized by DGAP.
3.2.1 RMS Voltage Calculation
By definition, the root mean square (RMS) value of a set of values is defined
as the square root of the arithmetic mean of the squares of the values as
shown in Equation 3.1.
xrms =
√
1
n
(x21 + x
2
2 + · · ·+ x2n) (3.1)
The DGAP calculates Vrms in the exact same way. The device calculates
Vrms every 50 ms, with the sampling rate of 20 kSPS; the equation for Vrms
calculation is
Vrms =
√
1
1000
(V 21 + V
2
2 + · · ·+ V 21000) (3.2)
which is implemented into the Python code.
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3.2.2 Frequency Calculation
Frequency is one of the most important parameters of a power system: load
unbalance is always faithfully portrayed by a change in the operating fre-
quency [26] [27]; thus the obtained frequency data need to be as accurate
and as transient as possible. The DGAP calculates frequency using fast
Fourier transform (FFT). Fast Fourier transform is the Fourier transform of
a block of time data points and represents the frequency composition of the
time signal. An example of a 20 Hz perfect sine wave and its FFT is shown
in Fig. 3.2.
Figure 3.2: Time waveform of sine function (top) and its FFT (bottom).
The sine wave in Fig. 3.2 is indicated by a single discrete peak in the FFT
with height of 1.0 at 20 Hz. This is the case when the sine wave is perfect
and there are integer number of cycles within the window. If there is not an
integer number of cycles in the window, there will be leakages resulting in
signal energy leaking over a wide frequency range in the FFT instead of a
narrow frequency range as shown in Fig. 3.3 [28].
To reduce this smearing effect, a window is applied to the data before
taking FFT. A window is shaped so that it is exactly zero at the beginning
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Figure 3.3: FFT of since wave with integer number of cycles (left) and
non-integer number of cycles (right).
and end of the data block, which reduces the contribution of the edges to
the FFT spectrum and minimizes the effect of leakage to better represent
the frequency spectrum of the data. There are several windows to choose
from, each with advantages or disadvantages of frequency resolution, spectral
leakage, amplitude accuracy, and so on, and best for different signal types.
After trying out different windows on data collected by DGAP, the Hanning
window was chosen.
With the windowed FFT, a parabolic fit was applied to the data to find
the peak more accurately.
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3.2.3 Phase Calculation
The phase was simply returned as an angle parameter by the Python rfft
function.
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CHAPTER 4
EXPERIMENTAL RESULTS
4.1 Testing Setup
The experimental results are taken with the hardware prototype described
in Chapter 2 and software setups described in Chapter 3. The bench setup
for the experiment is shown in Fig. 4.1
Figure 4.1: Bench setup for DGAP testing.
First, the prototype needs to be calibrated due to the tolerances of compo-
nents such as resistors in the voltage-scale-down circuit, the linear regulator
output voltage, etc., as explained in Chapter 2.
Referring to Section 2.2.5, we need two points to get the linear relationship
between the raw data read and the actual voltage value. An Agilent 6624A
System DC Power Supply that can provide up to 50 V was used to provide
stable DC voltage to the measuring terminal of the prototype. Two voltages,
0.3 mV and 50.016 V, were measured with readings of 3993.0 and 5061.8
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(average of several measurements for more accurate results). The relationship
between raw data and voltage is
0.0003 = 5061.8a+ b50.016 = 3993.0a+ b (4.1)
Solving Equation 4.1, we get a = 0.0468 and b = -186.86; thus
Vactual = 0.0468Vraw − 186.86 (4.2)
Equation 4.2 was updated to the Python code in Appendix F.3.
The DGAP is powered by a 5 V DC supply through a National Instruments
VirtualBench.
Before testing the DGAP with some dangerous voltage such as 120 V AC,
we tested it with an Agilent 33250A 80MHz Function/Arbitrary Waveform
Generator, which can generate a sinusoidal waveform with amplitude up to
20 V peak-to-peak. Agilent 33250A is safer since it limits the current output
and thus will not damage the board if anything goes wrong. After a simple
test by Agilent 33250A, a Pacific AC Power Source, which can provide up to
400 V two-phase power, was used to pretend the power outlet. We want to
test the prototype by a power source instead of plugging it directly to the
wall outlet because with a power source with controllable voltage amplitude
and voltage frequency, we can see how accurate the measurements are and
how the measurements behave as the voltage and frequency go higher or
lower than the nominated 120 Vrms 60 Hz.
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4.2 Test with Controllable AC Power Source
4.2.1 Functionality Test
PMU Connection Tester was used to monitor the real-time data collected.
The nominated voltage of the power grid – 120 Vrms (power source have
actually provided 120.3 Vrms), 60.00 Hz, was tested first, and the results are
presented in the PMU Connection Tester as shown in Fig. 4.2
Figure 4.2: PMU Connection Tester workspace (120 Vrms 60 Hz).
The upper plot shows the frequency reading and the lower plot shows the
phase reading. The frequency readings are quite accurate at 60.0000 Hz
with some disturbance to 60.0009, which is within the tolerance. The phase
readings are kept at 0 degree (depending on the initial phase measurement),
which is expected since we are taking one measurement every 50 ms. Within
50 ms there are three full cycles, so we expect to have the same phase mea-
surement every time. This is not the case for frequency higher or lower than
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60 Hz since the cycles are not complete within 50 ms; the positions at which
we measure phase for the sinusoidal waveform are different (shifting) every
time we sample. An example with 120 Vrms 59.00 Hz is shown in Fig. 4.3
Figure 4.3: PMU Connection Tester workspace (120 Vrms 59 Hz).
Figure 4.4: PMU Connection Tester workspace (120 Vrms 61 Hz).
One can see that the phase shifts between -180 degrees and 180 degrees.
Compare to Fig. 4.4, we can see that the phases changes with slope: for 59
Hz the phase increases as time goes on, for 61 Hz the phase decreases instead,
behaviors that are expected.
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Figure 4.5: PMU Connection Tester workspace (120 Vrms, 61 Hz to 60.5
Hz).
Also, as the frequency get further away from 60 Hz, the phase shifts faster
as the cycle screw will increase (cycles are not completed/more data from next
cycle include) for every 50 ms. Fig. 4.5 shows the plots when the frequency
changes from 61 Hz to 60.5 Hz. The phase shifts much slower for 60.5 Hz
compare to 61 Hz.
The PMU Connection Tester shows the RMS voltage in the Real-time
Frame Detail window. As the results show in Fig. 4.2 – 4.5, the RMS
voltages are all very close to 120 V, with little offset possibly caused by
disturbances.
4.2.2 Reliability Test
To test the reliability of the DGAP for input higher or lower than the nomi-
nated 120 Vrms 60 Hz waveform, frequencies in the range of 59.0 Hz - 61.0 Hz
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(actual frequency provided by power supply) are measured and the output
(frequency read) is listed in Appendix E, Table E.1. The percentage error is
plotted against frequency measured, as shown in Fig. 4.6.
Figure 4.6: Percentage error vs. frequency.
As plotted, percentage error is kept low, but increases as the frequency
gets away from 60 Hz. This error may be due to spectrum leakage explained
in Chapter 3.
The Vrms voltage measured as shown in Appendix E, Table E.2, kept quite
close to the output value from the power source, which satisfies the goal and
leaves less to discuss.
4.3 Power Outlet Measurements
With the DGAP tested and verified with the AC power source, the device
is plugged into the wall to read some real power grid data, which is set to
120 Vrms 60 Hz. The data is sent to PMU Connection tester and the result
is plotted in Fig. 4.7
The frequency reading is around 60.0050, and Vrms is around 117.1 V,
which is very close to our expectation. The phase angle is shifting around a
little bit since the frequency is not perfectly aligned at 60 Hz. From the plot
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it can be seen that the frequency wave is more irregular than the previous
waves that get clean waveforms from an AC power source.
Figure 4.7: PMU Connection Tester workspace (wall outlet).
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APPENDIX A
SCHEMATIC DRAWING FOR DGAP REV
2.0
To improve visibility, the schematic drawing of the DGAP is split into low
voltage region and high voltage region, which are shown separately in Figs. A.1
and A.2
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Figure A.1: Low voltage region of the DGAP.
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Figure A.2: High voltage region of the DGAP.
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APPENDIX B
PCB LAYOUT FOR DGAP REV 2.0
The PCB layout is shown in Figs. B.1 – B.5
40
Figure B.1: PCB layout top view.
41
Figure B.2: PCB layout bottom view.
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Figure B.3: Top silkscreen.
43
Figure B.4: Top-layer copper.
44
Figure B.5: Bottom-layer copper.
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APPENDIX C
PROTOTYPE PHOTOS FOR DGAP REV
2.0
The device photos from multiple views are shown in Figs. C.1 – C.9
Figure C.1: Top view of the fully assembled DGAP.
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Figure C.2: Front view of the fully assembled DGAP.
Figure C.3: Side view of the fully assembled DGAP.
47
Figure C.4: Top view of the board without BBB.
Figure C.5: Bottom view of the board without BBB.
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Figure C.6: Top view of the board with BBB and external antenna
attached.
Figure C.7: Front view of the board with BBB and external antenna
attached.
49
Figure C.8: Side view of the board with BBB and external antenna
attached.
Figure C.9: Rear view of the board with BBB and external antenna
attached.
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APPENDIX D
COMPONENT LISTING FOR DGAP REV
2.0
The components mentioned in Section 2.2 are listed in Table D.1.
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APPENDIX E
EXPERIMENTAL DATA FOR DGAP REV
2.0
In Section 4.2, to test the reliability of the DGAP for input higher or lower
than the nominated 120 Vrms 60 Hz waveform, frequencies in the range of
59.0 Hz - 61.0 Hz (actual frequency provided by power supply) are measured
and the outputs (frequency and voltage read) are listed in Table E.1 and
Table E.2 respectively.
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Table E.1: Frequency Measurements and Reading Error
Actual Frequency (Hz) Frequency Read (Hz) Error (Hz) Error (%)
62.0 62.1556 -0.1556 0.250968
61.0 61.0800 -0.0800 0.131148
60.9 60.9718 -0.0718 0.117898
60.8 60.8638 -0.0638 0.104934
60.7 60.7562 -0.0562 0.092586
60.6 60.6438 -0.0438 0.072277
60.5 60.5393 -0.0393 0.064959
60.4 60.4318 -0.0318 0.052649
60.3 60.3234 -0.0234 0.038806
60.2 60.2155 -0.0155 0.025748
60.1 60.1074 -0.0074 0.012313
60.0 60.0000 0.0000 0.000000
59.9 59.8924 0.0076 0.012688
59.8 59.7838 0.0162 0.027090
59.7 59.6758 0.0242 0.040536
59.6 59.5678 0.0322 0.054027
59.5 59.4597 0.0403 0.067731
59.4 59.3511 0.0489 0.082323
59.3 59.2431 0.0569 0.095953
59.2 59.1351 0.0649 0.109628
59.1 59.0217 0.0783 0.132487
59.0 58.9195 0.0805 0.136441
58.0 57.8425 0.1575 0.271552
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Table E.2: Vrms Measurements and Reading Error
Actual Vrms (V) Measured Vrms (V) Error (V) Error (%)
110.3 110.3 0 0.000000
111.3 111.3 0 0.000000
112.3 112.3 0 0.000000
113.3 113.3 0 0.000000
114.3 114.3 0 0.000000
115.3 115.3 0 0.000000
116.3 116.3 0 0.000000
117.3 117.2 0.1 0.085251
118.3 118.2 0.1 0.084531
119.3 119.2 0.1 0.083822
120.3 120.2 0.1 0.083126
121.3 121.2 0.1 0.082440
122.3 122.1 0.2 0.163532
123.3 123.1 0.2 0.162206
124.3 124.1 0.2 0.160901
125.3 125.1 0.2 0.159617
126.3 126.0 0.3 0.237530
127.3 127.0 0.3 0.235664
128.3 128.0 0.3 0.233827
129.3 128.9 0.4 0.309358
130.3 129.9 0.4 0.306984
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APPENDIX F
DGAP CODE IMPLEMENTED IN
BEAGLEBONE BLACK
In this appendix, the code implemented in Beaglebone Black at PRU and
ARM is presented. Contributed mainly by Andrew Stillwell.
F.1 Assembly Code for Programmable Real-time Unit
In this section, the assembly code for the PRU, which samples data from
ADC and transfers the data to the shared memory, is included.
F.1.1 Data Acquiring
The following assembly code on PRU 0 acquires data from the ADC, and
transfers the data to shared memory.
1 . s e t c a l l r e g r29 .w0
2
3 . o r i g i n 0
4 . en t rypo int MAIN
5
6 #inc lude ”pru . hp”
7 #inc lude ” p ruc t l . h”
8
9
10
11 #de f i n e RECORDS 20000
12 #de f i n e GPIO1 0x4804c000
13 #de f i n e GPIOCLEARDATAOUT 0x190
14 #de f i n e GPIO SETDATAOUT 0x194
56
15
16 // sample f r e q i s 2∗T1+12 ( high time ) + 64∗T2 + 178 ( low / CS
enable time )
17 // t h i s i s dependent on a l l the c a l l s made . . . so t ry not to add/
remove un l e s s you want to recount
18 #de f i n e Time1 8625
19 #de f i n e Time2 40
20 // T1 = 3625 , T2 = 40 g i v e s 20kS/ s sample ra t e and 2 .5MHz SClk
21 //T1 = 8625 , T2 = 40 −> 10kS/ s
22 //T1 = 18625 , T2 = 40 −> 5kS/ s
23
24
25
26 // ∗∗∗ LED rout ine s , so that LED USR0 can be used f o r some
s imple debugging
27 // ∗∗∗ Af f e c t s : r2 , r3
28 . macro LED OFF
29 MOV r2 , 1<<21
30 MOV r3 , GPIO1 | GPIOCLEARDATAOUT
31 SBBO r2 , r3 , 0 , 4
32 . endm
33
34 . macro LED ON
35 MOV r2 , 1<<21
36 MOV r3 , GPIO1 | GPIO SETDATAOUT
37 SBBO r2 , r3 , 0 , 4
38 . endm
39
40
41
42
43
44
45 . macro UDEL
46 UDEL:
47 MOV r4 , Time2
48 UDEL1:
49 SUB r4 , r4 , 1
50 QBNE UDEL1, r4 , 0 // loop i f we ’ ve not f i n i s h e d
51 . endm
52
53 . macro MDEL
54 MDEL:
57
55 MOV r4 , Time1
56 MDEL1:
57 SUB r4 , r4 , 1
58 QBNE MDEL1, r4 , 0 // loop i f we ’ ve not f i n i s h e d
59 . endm
60
61 . macro DEL
62 DEL:
63 MOV r4 , 10000
64 DEL1:
65 SUB r4 , r4 , 1
66 QBNE DEL1, r4 , 0 // loop i f we ’ ve not f i n i s h e d
67 . endm
68
69
70
71
72
73
74
75
76 //−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
77 MAIN:
78
79 // C24 − Local memory
80 // Conf igure the block index r e g i s t e r f o r PRU0 by s e t t i n g
81 // c24 b lk index [ 7 : 0 ] and c25 b lk index [ 7 : 0 ] f i e l d to 0x00
and 0x00 ,
82 // r e s p e c t i v e l y . This w i l l make C24 po int to 0x00000000 (
PRU0 DRAM) and
83 // C25 po int to 0x00002000 (PRU1 DRAM) .
84 MOV r0 , 0x00000000
85 MOV r1 , CTBIR 0
86 ST32 r0 , r1
87
88 //
89 // SRAM
90 // +−− rTa i lPt r +−−− rHeadPtrPtr
91 // | | + −− rDrmOffsetPtrPtr
92 // | | |
93 // | | |
94 // V V V
95 // +−−−−−−−−−−−−−−−−−−−−−−−−−+−−−−−−−−−−−−−−−−−−−−−−−+
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96 // | | |
97 // +−−−−−−−−−−−−−−−−−−−−−−−−−+−−−−−−−−−−−−−−−−−−−−−−−+
98 // <−−−− rTailMask −−−−−−−−>
99 //
100 // DRAM
101 //
102 // +−− rDrmBasePtr
103 // |
104 // |<−−−−− rDrmOffset −−−−−|
105 // | |
106 // V V
107 //
+−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−+
108 // |
|
109 //
+−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−+
110 // <−−−−−−−−−−−−−−−−− rDrmOffsetMask
−−−−−−−−−−−−−−−−−−−−−−−−−>
111 //
112
113 #de f i n e MAGICNUMBER 0xbabe7176
114
115
116 #de f i n e rHeadPtrPtr r10
117 MOV rHeadPtrPtr , (0 x0000 + PRU0 OFFSET SRAM HEAD) //
0x1000
118
119 #de f i n e rDrmOffsetMask r11
120 MOV rDrmOffsetMask , 0 x 0 0 0 3 f f f f
121
122 #de f i n e rDrmOffset r12
123 MOV rDrmOffset , 0x0000
124
125 #de f i n e rDrmBasePtr r13
126 MOV rDrmBasePtr , (0 x0000 + PRU0 OFFSET DRAM PBASE)
127 LD32 rDrmBasePtr , rDrmBasePtr
128
129 #de f i n e rDrmOffsetPtrPtr r14
130 MOV rDrmOffsetPtrPtr , (0 x0000 + PRU0 OFFSET DRAM HEAD)
131
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132
133 LED ON
134
135 l o o p l a b e l :
136 // put pps code here , sample f o r 1 second
137 MOV r7 , RECORDS // load r e co rd s in to r7
138 READLOOP:
139 MDEL
140 MOV r0 , 16 // sp i b i t s counter
141 MOV r0 , 16 // do t h i s again f o r t iming purposes
142 CLR r30 . t0 // enable CS
143 MOV r3 , 0 // sample s to rage
144
145 SPIREAD:
146 UDEL
147 CLR r30 . t1 // SCLK Fa l l i n g edge
148 UDEL
149 SET r30 . t1 // SCLK Ris ing edge
150 MOV r2 , r31 // read r i gh t a f t e r Ris ing edge
151 AND r2 , r2 , 8 // mask a l l but the 4 th b i t − which should be
the MISO
152 LSR r2 , r2 , 3 // s h i f t the MISO b i t to the LSB
153 SUB r0 , r0 , 1 // decrement SPI b i t counter
154 LSL r2 , r2 , r0 // s h i f t MISO b i t to po s i t i o n based on
number o f s p i b i t s read
155 OR r3 , r3 , r2 // OR with prev ious va lue s
156 QBNE SPIREAD, r0 , 0 // loop un t i l a l l 16 b i t s have been
read
157 SET r30 . t0 // d i s ab l e CS
158 // should have a 16 b i t sample in the lower 16 b i t s o f r3 at
t h i s po int
159
160 // Store r e s u l t s at ddr dst addr
161 SBBO r3 , rDrmBasePtr , rDrmOffset , 4 // 1+8 = 9
+ la t ency
162 ADD rDrmOffset , rDrmOffset , 4 // 1
163 AND rDrmOffset , rDrmOffset , rDrmOffsetMask // 1
164
165 // Store DDR f i f o o f f s e t i n to sram
166 ST32 rDrmOffset , rDrmOffsetPtrPtr // 2
167
168
169 SUB r7 , r7 , 1
60
170 QBNE READLOOP, r7 , 0 // loop i f we ’ ve not f i n i s h e d
171
172 // Do i t a l l over again
173 JMP l o o p l a b e l // 1
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F.1.2 Time Synchronization
The following assembly code on PRU 1 counts the number of micro-controller
timebase ticks between PPS GPS signals.
1 //
2 //
3 // This source code i s a v a i l a b l e under the ” S imp l i f i e d BSD
l i c e n s e ” .
4 //
5 // Copyright ( c ) 2013 , J . K le ine r
6 // Al l r i g h t s r e s e rved .
7 //
8 // Red i s t r i bu t i on and use in source and binary forms , with or
without
9 // modi f i ca t i on , are permitted provided that the f o l l ow i n g
cond i t i on s are met :
10 //
11 // 1 . Red i s t r i bu t i on s o f source code must r e t a i n the above
copyr ight not i ce ,
12 // t h i s l i s t o f c ond i t i on s and the f o l l ow i ng d i s c l a ime r .
13 //
14 // 2 . Red i s t r i bu t i on s in binary form must reproduce the above
copyr ight
15 // not i ce , t h i s l i s t o f c ond i t i on s and the f o l l ow i ng
d i s c l a ime r in the
16 // documentation and/or other mat e r i a l s provided with the
d i s t r i b u t i o n .
17 //
18 // 3 . Ne i ther the name o f the o r i g i n a l author nor the names o f
i t s c on t r i bu t o r s
19 // may be used to endorse or promote products der ived from
th i s so f tware
20 // without s p e c i f i c p r i o r wr i t t en permis s ion .
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21 //
22 // THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND
CONTRIBUTORS
23 // ”AS IS” AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT
NOT
24 // LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND
FITNESS FOR
25 // A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
COPYRIGHT
26 // HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
INCIDENTAL,
27 // SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
NOT LIMITED
28 // TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES ; LOSS OF USE,
DATA,
29 // OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
ANY THEORY
30 // OF LIABILITY , WHETHER IN CONTRACT, STRICT LIABILITY , OR TORT
31 // (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF
THE USE
32 // OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
DAMAGE.
33 //
34 //
35
36 . s e t c a l l r e g r29 .w0
37
38 . o r i g i n 0
39 . en t rypo int MAIN1
40
41 #inc lude ”pru . hp”
42 #inc lude ” p ruc t l . h”
43
44 . macro DEL
45 DEL:
46 MOV r4 , 50000000
47 DEL1:
48 SUB r4 , r4 , 1
49 QBNE DEL1, r4 , 0 // loop i f we ’ ve not f i n i s h e d
50 . endm
51
52
53
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54 //−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
55 MAIN1:
56 // Enable OCP master port
57 LBCO r0 , CONST PRUCFG, 4 , 4
58 CLR r0 , r0 , 4 // Clear SYSCFG[STANDBY INIT ] to enable
OCP master port
59 SBCO r0 , CONST PRUCFG, 4 , 4
60
61 //
62 // SRAM
63 // +−− rHeadPtr +−−− rHeadPtrPtr
64 // | | + −− rSpinPtr
65 // | | |
66 // | | |
67 // V V V
68 // +−−−−−−−−−−−−−−−−−−−−−−−−−+−−−−−−−−−−−−−−−−−−−−−−−+
69 // | | |
70 // +−−−−−−−−−−−−−−−−−−−−−−−−−+−−−−−−−−−−−−−−−−−−−−−−−+
71 // <−−−− rHeadMask −−−−−−−−>
72 //
73
74 #de f i n e rHeadPtr r3
75 MOV rHeadPtr , (0 x2000 )
76
77 #de f i n e rHeadMask r4
78 MOV rHeadMask , 0 x 2 f f f
79
80 #de f i n e rHeadPtrPtr r5
81 MOV rHeadPtrPtr , (0 x2000 + PRU0 OFFSET SRAM HEAD) //
0x3000
82
83 #de f i n e rSpinPtr r6
84 MOV rSpinPtr , (0 x2000 + PRU0 OFFSET SPIN COUNT)
// 0x3008
85
86 #de f i n e rSpinCnt r7
87 LD32 rSpinCnt , rSpinPtr
88
89 #de f i n e rTBCnt r8 // r e g i s t e r to count t imebase t i c k s
90 MOV rTBCnt , 100000003
91
92 #de f i n e rPPSCnt r9 // r e g i s t e r to count PPS r e c e i v ed
93 MOV rPPSCnt , 0
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94
95
96 #de f i n e rSampMask r12
97 MOV rSampMask , 0 x f f f f
98 #de f i n e MAGICNUMBER 0xbabe7176
99
100 MOV r14 , MAGICNUMBER
101 // Update sram with new head
102 ST32 r14 , rHeadPtrPtr // dump magic number in the
SRAM so we know nothing i s the re
103
104 i n i t l a b e l :
105 QBNE i n i t l a b e l , r31 , 0x3C // loop i f we ’ ve not f i n i s h e d
106 ADD rPPSCnt , rPPSCnt , 1
107 ST32 rPPSCnt , rSpinPtr
108 DEL // wait . 5 seconds f o r the PPS to go low
109 wa i t l a b e l :
110 ADD rTBCnt , rTBCnt , 2
111 QBNE wa i t l ab e l , r31 , 0x3C // loop i f we ’ ve not f i n i s h e d
112 ST32 rTBCnt , rHeadPtrPtr
113 ADD rPPSCnt , rPPSCnt , 1
114 ST32 rPPSCnt , rSpinPtr
115 DEL // wait . 5 seconds f o r the PPS to go low
116 MOV rTBCnt , 100000006
117 JMP wa i t l a b e l
118
119
120
121
122
123
124 // Goto top o f main loop
125 JMP wa i t l a b e l // 1
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F.2 C Code for PRU Initialization and Data Transfer
Between Shared Memory and Python Code
The following C code initializes the PRUs, loads the code, reads the ADC
data from shared memory, and transfers it to the Python code described in
Appendix. F.3.
1 #inc lude <s t d i o . h>
2 #inc lude <sys /mman. h>
3 #inc lude < f c n t l . h>
4 #inc lude <errno . h>
5 #inc lude <uni s td . h>
6 #inc lude <s t r i n g . h>
7
8 #inc lude <prussdrv . h>
9 #inc lude <pruss intc mapping . h>
10 #inc lude ” p ruc t l . h”
11 #inc lude ” un ixSocketCl i ent . h”
12
13 //−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
14 s t a t i c void ∗ddrMem ;
15 s t a t i c void ∗pru0DataMem ;
16 s t a t i c void ∗pru1DataMem ;
17
18 //−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
19 void show hex ( unsigned char ∗bf , i n t bytes )
20 {
21 i n t idx ;
22 unsigned shor t w;
23 v o l a t i l e unsigned char ∗vbf ;
24
25 vbf = bf ;
26
27 idx = 0 ;
28 whi le ( idx < bytes ) {
29 i f ( 0==(idx%16) ) p r i n t f ( ”\n0x%08x ” , idx ) ;
30 p r i n t f ( ”%02x%02x ” , vbf [ idx +1] , vbf [ idx ] ) ;
31 idx+=2;
32 }
33 p r i n t f ( ”\n” ) ;
34 }
35
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36 //−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
37 void show csv ( unsigned char ∗bf , i n t bytes )
38 {
39 i n t idx ;
40 unsigned shor t w;
41 v o l a t i l e unsigned char ∗vbf ;
42
43 idx = 0 ;
44 whi le ( idx < bytes ) {
45 w = ( ( unsigned shor t ) ( vbf [ idx +1])<<8 ) | ( unsigned
shor t ) ( vbf [ idx ] ) ;
46 // w = w >> 2 ;
47 p r i n t f ( ”%d , %d\n” , idx ,w) ;
48 idx+=2;
49 }
50 p r i n t f ( ”\n” ) ;
51 }
52
53 //−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
54 unsigned i n t getu32 ( void ∗ptr , i n t o f f s e t )
55 {
56 unsigned i n t v ;
57
58 v = ∗( ( unsigned i n t ∗) ( ( ( v o l a t i l e unsigned char ∗) ptr )+
o f f s e t ) ) ;
59
60 re turn ( v ) ;
61 }
62
63 //−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
64 void setu32 ( void ∗ptr , i n t o f f s e t , unsigned i n t v )
65 {
66 ∗( ( unsigned i n t ∗) ( ( ( v o l a t i l e unsigned char ∗) ptr )+o f f s e t ) )
= v ;
67 }
68
69 //−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
70 i n t main ( i n t argc , char ∗argv [ ] )
71 {
72 unsigned i n t r e t ;
73 t p r u s s i n t c i n i t d a t a p r u s s i n t c i n i t d a t a =
PRUSS INTC INITDATA;
74 void ∗vptr ;
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75 void ∗pptr ;
76 unsigned i n t dRead = 0 ;
77 unsigned i n t dWrite = 0 ;
78 unsigned i n t dDDR = 0 ;
79 unsigned i n t ddrMask = 0 x 0 0 0 3 f f f f ; // t h i s i s based on
the d e f au l t DDR s i z e , update i f that i s changed
80 FILE∗ o u t f i l e ;
81
82 // Necessary v a r i a b l e s f o r socke t opera t i on
83 char socketPath [ ] = ”/tmp/ t e s tSocke t ” ;
84 i n t s ;
85
86 // TODO: a l o t o f the se are not used , l e f t over from sample
code
87 i n t idx ;
88 i n t bLoad0 = 0 ;
89 i n t bLoad1 = 0 ;
90 i n t bShow = 0 ;
91 i n t bStop = 0 ;
92 i n t bSnap = 0 ;
93 i n t bClean = 0 ;
94 i n t bCsv = 0 ;
95 i n t bShowSram = 0 ;
96 i n t bSetSpin = 0 ;
97 i n t bRun1 = 0 ;
98 i n t o f f s e t = 0 ;
99 i n t spinCount = 100 ;
100 i n t i = 0 ;
101 i n t k = 0 ;
102 i n t f s = 10000; //ADC sampling f requency − may change
t h i s to an input
103 i n t fPMU = 20 ; // PMU sample ra t e − up to 20S/ s f o r
60hz
104 i n t sProc = f s /fPMU;
105 i n t sBuf f [ sProc ] ;
106 char cmd [ 1 0 0 ] ;
107 char temp [ 3 2 ] ;
108 char ∗data = NULL;
109 s i z e t l en = 0 ;
110 s s i z e t dataLen ;
111 i n t e r r o r = 0 ;
112
113
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114
115
116
117
118 o u t f i l e=fopen ( ”data . csv ” , ”w” ) ;
119
120 p r i n t f ( ”∗∗∗∗∗∗∗∗∗∗” ) ;
121 // c r e a t e a socket which i s i d e n t i f i e d by an i n t e g e r va lue s
122 c r ea t eSocke t (&s ) ;
123 // connect t h i s socke t to the user de f ined socket path ( akin
to an ip address and port ) ,
124 // on which the python s e r v e r i s l i s t e n i n g
125 connectToSocket(&s , socketPath ) ;
126
127 idx=1;
128 whi le ( idx< argc ) {
129 i f ( 0==strcmp ( argv [ idx ] , ”−load0 ” ) ) {
130 bLoad0 = 1 ;
131 }
132
133 i f ( 0==strcmp ( argv [ idx ] , ”−load1 ” ) ) {
134 bLoad1 = 1 ;
135 }
136
137 i f ( 0==strcmp ( argv [ idx ] , ”−show” ) ) {
138 bShow = 1 ;
139 }
140 i f ( 0==strcmp ( argv [ idx ] , ”−stop ” ) ) {
141 bStop = 1 ;
142 }
143 i f ( 0==strcmp ( argv [ idx ] , ”−snap” ) ) {
144 bSnap = 1 ;
145 }
146 i f ( 0==strcmp ( argv [ idx ] , ”−c l ean ” ) ) {
147 bClean = 1 ;
148 }
149 i f ( 0==strcmp ( argv [ idx ] , ”−csv ” ) ) {
150 bCsv = 1 ;
151 }
152 i f ( 0==strcmp ( argv [ idx ] , ”−run1” ) ) {
153 bRun1 = 1 ;
154 }
155 i f ( 0==strcmp ( argv [ idx ] , ”−sram” ) ) {
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156 char ch ;
157 bShowSram = 1 ;
158 o f f s e t = s t r t o l ( argv [ idx +1] , &ch , 0 ) ;
159 }
160 i f ( 0==strcmp ( argv [ idx ] , ”−sp in ” ) ) {
161 char ch ;
162 bSetSpin = 1 ;
163 spinCount= s t r t o l ( argv [ idx +1] , &ch , 0 ) ;
164 }
165 idx++;
166 }
167 p r i n t f ( ” load0 = %d\n” , bLoad0 ) ;
168 p r i n t f ( ” load1 = %d\n” , bLoad1 ) ;
169 p r i n t f ( ”show = %d\n” ,bShow) ;
170 p r i n t f ( ” stop = %d\n” , bStop ) ;
171 p r i n t f ( ”show sram = %d,%d\n” ,bShowSram , o f f s e t ) ;
172 p r i n t f ( ” sp in = %d,%d\n” , bSetSpin , spinCount ) ;
173
174 // code that prog ramat i ca l l y l oads the dev i c e t r e e over l ay and
s t a r t s the PRUs
175 // only need to run t h i s once
176 // TODO: read the s l o t s f i l e and f i nd out i f the over l ay has
a l r eady been loaded
177
178 s p r i n t f (cmd , ” echo BB−BONE−HSADC > / sys / dev i c e s /bone capemgr
.9/ s l o t s ” ) ;
179 system (cmd) ;
180 s l e e p (1 ) ;
181
182
183
184
185
186 /∗ I n i t i a l i z e the PRU ∗/
187 p r i n t f ( ”\tINFO : pruss i n i t \n” ) ;
188 p r u s s d r v i n i t ( ) ;
189
190 /∗ Open PRU Inte r rup t ∗/
191 p r i n t f ( ”\tINFO : pruss open\n” ) ;
192 r e t = prussdrv open (PRU EVTOUT 0) ;
193 i f ( r e t )
194 {
195 p r i n t f ( ” prussdrv open open f a i l e d \n” ) ;
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196 re turn ( r e t ) ;
197 }
198
199 /∗ Get the i n t e r r up t i n i t i a l i z e d ∗/
200 p r i n t f ( ”\tINFO : pruss i n t c i n i t \n” ) ;
201 p r u s s d r v p r u i n t c i n i t (& p r u s s i n t c i n i t d a t a ) ;
202
203 /∗ I n i t i a l i z e example ∗/
204 p r i n t f ( ”\tINFO : mapping memory \n” ) ;
205 prussdrv map prumem (PRUSS0 PRU0 DATARAM, &pru0DataMem) ;
206 prussdrv map prumem (PRUSS0 PRU1 DATARAM, &pru1DataMem) ;
207
208 /∗ Setup DRAM memory ∗/
209 p r i n t f ( ”\tINFO : setup mem \n” ) ;
210 // l i n e 215 extram phys base i s phys and read from s y s f s
211 // l i n e 231 extram base i s v i r t and mmapped
212
213 prussdrv map extmem ( &vptr ) ;
214 p r i n t f ( ”V extram base = 0x%08x\n” , ( unsigned i n t ) vptr ) ;
215 ddrMem = vptr ;
216
217 pptr = ( void ∗) p rus sdrv ge t phys addr ( vptr ) ;
218 p r i n t f ( ”P extram base = 0x%08x\n” , ( unsigned i n t ) pptr ) ;
219
220 i f ( bClean ) {
221 memset ( ddrMem, 0xa5 , 0x100 ) ;
222 }
223
224
225
226 // Set the number o f bytes to capture
227 setu32 (pru0DataMem ,PRU0 OFFSET SRAM HEAD, 0 ) ;
228
229 // Give the pru dram/ddr memory base
230 setu32 (pru0DataMem ,PRU0 OFFSET DRAM PBASE,
231 prus sdrv ge t phys addr (ddrMem) ) ;
232
233 // Set sp in count based on s p e c i f i e d or de f au l
234 setu32 (pru0DataMem , PRU0 OFFSET SPIN COUNT, spinCount ) ;
235
236 // Place marker s
237 setu32 (pru0DataMem , PRU0 OFFSET RES1 , 0 xdeadbeef ) ;
238 setu32 (pru0DataMem , PRU0 OFFSET SRAM TAIL, 0x0 ) ;
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239 setu32 (pru0DataMem , PRU0 OFFSET DRAM HEAD, 0x0 ) ;
240 setu32 (pru0DataMem , PRU0 OFFSET RES2 , 0xbabedead ) ;
241 setu32 (pru0DataMem , PRU0 OFFSET RES3 , 0 xbe e f c a f e ) ;
242
243 show hex ( ( ( unsigned char ∗)pru0DataMem)+0x1000 , 32 ) ;
244
245 p r i n t f ( ”\tINFO : load ing pru 0 code \n” ) ;
246 prussdrv exec program (0 , ” prucode r ing . bin ” ) ;
247
248
249 // NOTE: f o r some reason we have to load PRU 1 f i r s t ,
o therw i s e PRU 0 won ’ t i n i t i a l i z e .
250 // After l oad ing PRU 1 once , do not have to load i t again
251
252 p r i n t f ( ”\tINFO : load ing pru 1 code \n” ) ;
253 prussdrv exec program (1 , ” prucode pps . bin ” ) ;
254
255
256
257 s l e e p (2 ) ;
258
259 s p r i n t f ( temp , ”%lu ” , getu32 (pru0DataMem ,
PRU0 OFFSET SRAM HEAD) ) ;
260 p r i n t f ( ” t i c k s cnt %s \n” , temp) ;
261 sendData(&s , &temp , 10) ;
262 s p r i n t f ( temp , ”%08x” , getu32 (pru0DataMem ,
PRU0 OFFSET SPIN COUNT) ) ;
263 p r i n t f ( ” pps cnt %s \n” , temp) ;
264 sendData(&s , &temp , 10) ;
265
266
267
268
269 i =0;
270 whi le ( e r r o r == 0) { // TODO: f i nd a be t t e r cond i t i on f o r
t h i s and how to r e s e t g r a c e f u l l y
271 dWrite = 0 ;
272 whi le ( dWrite < sProc ) {
273 dDDR = getu32 (pru0DataMem ,PRU0 OFFSET DRAM HEAD) ;
274 // p r i n t f (”PRU−>dram : 0x%08x\n” ,dDDR ) ;
275
276 whi le (dRead!= dDDR & dWrite < sProc ) {
277 // sBuf f [ dWrite+1] = getu32 (ddrMem, dRead ) ;
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278 s p r i n t f ( temp , ”%ld ” , getu32 (ddrMem, dRead ) ) ;
279 // s p r i n t f ( temp , ”%ld ” , i ) ; //debug
280 data = &temp ;
281 // f p r i n t f ( o u t f i l e , ”%d\n” , sBuf f [ dWrite+1]) ;
282 sendData(&s , &temp , 4) ;
283
284 dRead = (dRead+4) & ddrMask ;
285 i++;
286 dWrite++;
287 }
288 // wr i t e out PPS count and t i c k s once per second
289 i f ( i%f s == 0) {
290 s p r i n t f ( temp , ”%lu ” , getu32 (pru0DataMem ,
PRU0 OFFSET SRAM HEAD) ) ;
291 // p r i n t f (” t i c k s cnt %s \n” , temp) ;
292 //DB sendData(&s , &temp , 10) ;
293 s p r i n t f ( temp , ”%lu ” , getu32 (pru0DataMem ,
PRU0 OFFSET SPIN COUNT) ) ;
294 // p r i n t f (” pps cnt %s \n” , temp) ;
295 //DB sendData(&s , &temp , 10) ;
296 // p r i n t f (” samples wr i t t en %d\n” , dWrite ) ;
297 i = 0 ;
298 // TODO: add e r r o r f l a g f o r th ing s l i k e bu f f e r over run , no
PPS lock . . . . o ther e r r o r s
299 }
300
301 }
302 /∗ // e r r o r check ing code f o r an incrementa l count pattern
303 f o r ( i = 1 ; i<sProc ; i++){
304 i f ( sBuf f [ i +1] − sBuf f [ i ] != 1) {
305 p r i n t f (” e r r o r found\n”) ;
306 }
307 }
308 ∗/
309
310 }
311
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316
317
72
318
319
320 i f ( bCsv ) {
321 show csv ( ( unsigned char ∗)ddrMem, 8192 ) ;
322 }
323
324 i f ( bSnap ) {
325 show hex ( ( ( unsigned char ∗)pru0DataMem)+0x1000 , 32 ) ;
326 show hex ( ( ( unsigned char ∗)pru0DataMem)+0x0000 , 0x100 ) ;
327 show hex ( ( unsigned char ∗)ddrMem, 0x100 ) ;
328 }
329
330
331
332 i f ( bShow ) {
333 unsigned i n t v ;
334
335 p r i n t f ( ”\n” ) ;
336 p r i n t f ( ”PRU head : 0x%08x\n” ,
337 getu32 (pru0DataMem ,
PRU0 OFFSET SRAM HEAD) ) ;
338 p r i n t f ( ”DRAM paddr : 0x%08x\n” ,
339 getu32 (pru0DataMem ,
PRU0 OFFSET DRAM PBASE) ) ;
340 p r i n t f ( ”PRU spin : 0x%08x\n” ,
341 getu32 (pru0DataMem ,
PRU0 OFFSET SPIN COUNT) ) ;
342 p r i n t f ( ”Res1 : 0x%08x\n” ,
343 getu32 (pru0DataMem ,
PRU0 OFFSET RES1) ) ;
344 p r i n t f ( ”PRU t a i l : 0x%08x\n” ,
345 getu32 (pru0DataMem ,
PRU0 OFFSET SRAM TAIL) ) ;
346 p r i n t f ( ”PRU−>dram : 0x%08x\n” ,
347 getu32 (pru0DataMem ,
PRU0 OFFSET DRAM HEAD) ) ;
348 p r i n t f ( ”Res2 : 0x%08x\n” ,
349 getu32 (pru0DataMem ,
PRU0 OFFSET RES2) ) ;
350 p r i n t f ( ”Res3 : 0x%08x\n” ,
351 getu32 (pru0DataMem ,
PRU0 OFFSET RES3) ) ;
352
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353 p r i n t f ( ”SRAM excerpt ” ) ;
354 show hex ( ( ( unsigned char ∗)pru0DataMem)+0x0000 , 0x20 ) ;
355
356 p r i n t f ( ”DRAM excerpt ” ) ;
357 show hex ( ( unsigned char ∗)ddrMem, 0x20 ) ;
358 }
359
360 i f ( bShowSram ) {
361 p r i n t f ( ” Re la t i v e to 0x%08x” , o f f s e t ) ;
362 show hex ( ( ( unsigned char ∗)pru0DataMem)+o f f s e t , 0x100 ) ;
363 }
364
365 i f ( bSetSpin ) {
366 setu32 (pru0DataMem , PRU0 OFFSET SPIN COUNT, spinCount ) ;
367 }
368
369
370 /∗ Disab le PRU and c l o s e memory mapping∗/
371 p r i n t f ( ”\tINFO : c l o s i n g pru \n” ) ;
372 p ru s sd rv p ru d i s ab l e (0 ) ;
373 p ru s sd rv p ru d i s ab l e (1 ) ;
374 p ru s sd rv ex i t ( ) ;
375
376
377
378 c l o s e ( s ) ;
379 p r i n t f ( ” c l o s e \n” ) ;
380 p r i n t f ( ” f r e e \n” ) ;
381
382 f c l o s e ( o u t f i l e ) ;
383 re turn (0 ) ;
384
385 }
code/ringtest.c
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F.3 Python Code in ARM CPU
This section includes the main Python application which calls the compiled
C code in Appendix F.2, establishes a connection to the server, and takes the
raw ADC data from the C code; then it parses for frequency, RMS voltage,
and phase data, and sends the data to the server.
1 #!/ usr /bin /python
2
3 from f u t u r e import d i v i s i o n
4
5 import un ixSocketServer
6 import datet ime
7 import sys
8 import subproces s
9 import os
10 import Adafruit BBIO .GPIO as GPIO
11 # fo r socke t connect ions , make sure l i b i s in same d i r e c t o r y
12 import time
13 from l i b import messageData
14 from l i b import messageConfig
15 from l i b import clientPMU
16 from l i b import enum
17
18 ENUM = enum .ENUM
19
20
21
22 # fo r FFT and frequency /phase/rms ana l y s i s
23 from numpy . f f t import r f f t , i r f f t , f f t
24 from numpy import argmax , sqrt , mean , d i f f , log , hanning , angle ,
p i
25 from time import time , s l e e p
26 import math
27 import cmath
28 from parabo l i c import parabo l i c , p a r a b o l i c p o l y f i t
29
30 GPIO. setup ( ”P8 12” , GPIO.OUT)
31 GPIO. setup ( ”P8 14” , GPIO.OUT)
32 GPIO. setup ( ”P8 16” , GPIO.OUT)
33
34 de f f r e q f r om f f t ( s i gna l , f s ) :
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35 ”””Estimate f requency from peak o f FFT
36
37 ”””
38 # Compute Four i e r trans form o f windowed s i g n a l
39 windowed = s i g n a l ∗ hanning ( l en ( s i g n a l ) )
40 f = r f f t (windowed )
41
42 # Find the peak and i n t e r p o l a t e to get a more accurate peak
43 i = argmax ( abs ( f ) ) # Just use t h i s f o r l e s s−accurate , na ive
ve r s i on
44 t r u e i = pa rabo l i c ( l og ( abs ( f ) ) , i ) [ 0 ]
45
46 phase = angle ( f [ i ] )
47
48
49 # Convert to equ iva l en t f requency
50 re turn ( f s ∗ t r u e i / l en (windowed ) , phase )
51
52 # The f i e l d s that are s e t in the next two func t i on s can be
hardcoded in the
53 # i n i t func t i on i f they won ’ t be changing . This was a guess
at what could be changing
54 de f createConf igMessage ( ) :
55 configMsg = messageConfig . MessageConfig ( )
56 now = datet ime . datet ime . now( )
57 configMsg . setSOC(now . year , now .month , now . day , now . hour , now
. minute , now . second )
58 configMsg . setFRACSEC(
59 ENUM.LEAP SECOND DELETE,
60 ENUM.LEAP SECONDNOTOCCURRED,
61 ENUM.LEAP SECOND PENDING,
62 ENUM.QUALITY 10n4 ,
63 463000 , # This number ge t s d iv ided by value o f the
f i e l d TIMEBASE
64 )
65 configMsg . setSTN( ”TEST ARS” ) # 16 Character max
66 configMsg . setFORMAT(
67 ENUM.FORMAT INT,
68 ENUM.FORMATFLT,
69 ENUM.FORMAT INT,
70 ENUM.FORMATRECT
71 )
72 configMsg . setPHNMR(3) # 1 Channel name per phasor
76
73 configMsg . setANNMR(1) # 1 Channel name per analog value
74 configMsg . setDGNMR(1) # 16 Channel names per d i g i t a l va lue
75
76 chCount = 3 + 1 + 1∗16
77 chNames = [
78 ”VA” ,
79 ”VB” ,
80 ”VC” ,
81 ”ANALOG1” ,
82 ”BREAKER 1 STATUS” ,
83 ”BREAKER 2 STATUS” ,
84 ”BREAKER 3 STATUS” ,
85 ”BREAKER 4 STATUS” ,
86 ”BREAKER 5 STATUS” ,
87 ”BREAKER 6 STATUS” ,
88 ”BREAKER 7 STATUS” ,
89 ”BREAKER 8 STATUS” ,
90 ”BREAKER 9 STATUS” ,
91 ”BREAKER A STATUS” ,
92 ”BREAKER B STATUS” ,
93 ”BREAKER C STATUS” ,
94 ”BREAKER D STATUS” ,
95 ”BREAKER E STATUS” ,
96 ”BREAKER F STATUS” ,
97 ”BREAKER G STATUS” ,
98 ]
99 f o r i in range (0 , chCount ) :
100 configMsg .addCHNAM( i , chNames [ i ] )
101
102 re turn configMsg
103
104 de f createDataMessage ( ) :
105
106 dataMsg = messageData . MessageData ( )
107 dataMsg . setSOC (2006 , 6 , 6 , 9 , 0 , 0)
108 dataMsg . setFRACSEC(
109 ENUM.LEAP SECOND ADD,
110 ENUM.LEAP SECONDNOTOCCURRED,
111 ENUM.LEAP SECOND NOT PENDING,
112 ENUM.QUALITYNORMAL,
113 16817 ,
114 )
115
77
116 phs r In fo = [
117 ( ”VA” , 3932 , 7854) ,
118 ( ”VB” , −7317 , −12674) ,
119 ( ”VC” , −7317 , 12441) ,
120 ]
121
122 f o r i in range (0 , l en ( phs r In fo ) ) :
123 dataMsg .addPHASORS( phs r In fo [ i ] [ 0 ] , phs r In fo [ i ] [ 1 ] ,
phs r In fo [ i ] [ 2 ] , ENUM.FORMAT INT)
124
125 dataMsg . setFREQ(350)
126
127 re turn dataMsg
128
129 os . chd i r ( ”/home/ r ing ” ) # TODO: f i g u r e out i f t h i s i s s t i l l
needed . Added because th ing s weren ’ t working on bootup , but
probably wasn ’ t the i s s u e
130 # Address o f t e s t s e r v e r was changing , could take in argument to
make i t easy to udpate
131 ip = ” 192 . 17 . 223 . 139 ”
132
133 s l e e p (5 )
134 #Ethernet , check i f e the rne t i s connected
135 p = os . popen ( ’ cat / sys / c l a s s / net / eth0 / c a r r i e r ’ ) . r e ad l i n e ( )
136 s l e e p ( 0 . 1 )
137 i f i n t (p) == 1 :
138 GPIO. output ( ”P8 14” , GPIO.HIGH)
139 e l i f i n t (p) == 0 :
140 GPIO. output ( ”P8 14” , GPIO.LOW)
141 e l s e :
142 pr in t ’ e r r o r ’
143
144 configMsg = createConf igMessage ( )
145 configMsg . pr in tNeat ly ( )
146 dataMsg = createDataMessage ( )
147 dataMsg . pr in tNeat ly ( )
148
149 # Use UDP so you don ’ t have to keep d i s connec t ing and
reconnec t ing to PMU
150 # Test . TCP w i l l work as we l l though
151 c l i e n t = clientPMU . ClientPMU( ip , 4712 , ”UDP” )
152 c l i e n t . c r ea t eSocke t ( )
153 c l i e n t . openConnection ( )
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154
155 #i = raw input (” Star t PMU Connection Tester and pre s s <enter >”)
156 c l i e n t . sendMessage ( configMsg . fu l lFrame ( ) )
157
158
159
160
161
162 # Create s e r v e r ob j e c t that w i l l communication with c l i e n t at
the path input
163 s e r v e r = unixSocketServer . UnixSocketServer ( ”/tmp/ t e s tSocke t ” )
164
165 # Star t the s e r v e r and only a l low 1 reque s t in the queue at a
time .
166 # 1 Should be a l l we need s i n c e t h i s w i l l be on a board with
only 1 PMU
167 # but i t doesn ’ t hurt to have the opt ion to i n c r e a s e i t j u s t in
case
168 s e r v e r . s t a r t S e r v e r (1 )
169 f s = 10000 # ADC sampling f requency on PRU
170 fPMU = 20 # number o f f requency /phase/Vrms samples to
re turn / second
171 sProc = in t ( f s /fPMU) # s i z e o f data to process , in t h i s case
1000 samples at 20kS/ s = 50mS
172 data = [ 0 ] ∗ sProc #data array f o r f requency /phase/rms c a l c
173 f = open ( ’ t e s t . csv ’ , ”w” ) #debug
174 fnom = 60 #nominal f requency − may need to read from
f i l e f o r 50Hz opera t i on
175 tBase = 200000000 #PRU timebase = 200MHz
176
177 P = subproces s . Popen ( [ ”/home/ r ing / ./ r ing app ” ] , s tdout=
subproces s . PIPE)
178 GPIO. output ( ”P8 16” , GPIO.HIGH) # CS l i n e on board
179
180 whi le True :
181 t ry :
182 # Will b lock program execut ion un t i l an incoming connect ion
i s ach ieved
183 s e r v e r . waitForConnection ( )
184 s t a r t = datet ime . datet ime . now( )
185 #pr in t ’ hour = %s ’ %s t a r t . hour
186 i = 0
187 k = 0
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188 accm = 0 #s t o r e s t imebase accumulation measured aga in s t
PPS e r r o r
189 lastPPScnt = 0 #temp f o r s t o r i n g l a s t PPS count
190 ppsSh i f t = 0 #s t o r e s the c a l c u l a t ed s h i f t measured from
PPS
191 l agcount = 0
192 s ec = 0 # s t o r e s seconds o f data
193 l a s t s e c = 1
194 s e t = 0
195 ppsEnable = 0 # turn t h i s o f f s i n c e GPS i s not working
196 pr in t ”Rece iv ing Data . . . ”
197 t i c k s = in t ( s e r v e r . readSample (10) )
198 #pr in t ’ t i c k s count = %s ’ % t i c k s
199 pps = se rv e r . readSample (10)
200 #pr in t ’ pps count = %s ’ % pps
201 now = s t a r t #TODO: t h i s w i l l come from GPS in the fu tu r e
202 dataMsg . setSOC(now . year , now .month , now . day , now . hour , now .
minute , now . second )
203 dataMsg . setFRACSEC(
204 ENUM.LEAP SECOND ADD,
205 ENUM.LEAP SECONDNOTOCCURRED,
206 ENUM.LEAP SECOND NOT PENDING,
207 ENUM.QUALITYNORMAL,
208 0 ,
209 )
210 whi le True :
211 # Will read 4 bytes o f data but can be changed should the
need a r i s e
212 data [ i ] = s e r v e r . readSample (4 )
213 i f data [ i ] :
214 # s = s t r ( data [ i ] )
215 # f . wr i t e ( s )
216 # f . wr i t e ( ’\n ’ )
217 # TODO: need to inc lude r e a l s c a l i n g f o r t h i s − probably
read from f i l e
218 data [ i ] = f l o a t ( data [ i ] ) /8191∗3.3−1.65
219 i += 1
220
221 i f i==sProc :
222 k += 1
223 i = 0
224 f r eq , phase = f r e q f r om f f t ( data , f s )
225 #pr in t ’% f Hz ’ % f r e q
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226 #pr in t ’% f phase ’ % phase
227 rms = math . sq r t (sum ( [ j ∗ j f o r j in data ] ) / l en ( data ) )
228 i f rms∗120 > 100 & se t == 0 : #TODO: update f o r r e a l
s c a l i n g
229 GPIO. output ( ”P8 12” , GPIO.HIGH)
230 s e t = 1
231 i f rms∗120 < 100 : #TODO: update f o r r e a l s c a l i n g
232 GPIO. output ( ”P8 12” , GPIO.LOW)
233 s e t = 0
234
235 #pr in t ’Vrms = %s ’ % rms
236 df = in t ( ( f r e q − fnom) ∗1000) #s c a l e f r e q to mHz
237 #pr in t ’ d e l t a f = %s ’ % df
238 i f ( df < 0) :
239 df += 65536 # TODO: temp f i x f o r setFreq not
handl ing neg numbers
240 dataMsg . setFREQ( df )
241 #phasor sent in r e c tangu l a r format
242 VA = cmath . r e c t ( rms∗120/3052∗100000 , phase ) #120 i s
j u s t rough s ca l i ng , 3052/100 ,000 i s from PHUNIT
243 dataMsg . setPHASORS(
244 ( i n t (VA. r e a l ) , i n t (VA. imag ) ) ,
245 (7283 , 0) ,
246 (8283 , 0) ,
247 ENUM.FORMAT INT
248 )
249
250 #pr in t ’ s h i f t = %s ’ % in t ( ( ( k−1)∗ sProc / f l o a t ( f s )+
ppsSh i f t ) ∗1000000)
251
252 i f (k−1)∗ sProc / f l o a t ( f s )+ppsSh i f t+sec > l a s t s e c :
253 now = now + datet ime . t imede l ta ( seconds=1)
254 dataMsg . setSOC(now . year , now .month , now . day , now .
hour , now . minute , now . second )
255 l a s t s e c += 1
256
257 i f (k−1)∗ sProc / f l o a t ( f s )+ppsSh i f t < 0 :
258 f r a c s e c = 1+ (k−1)∗ sProc / f l o a t ( f s )+ppsSh i f t
259 e l s e :
260 f r a c s e c = (k−1)∗ sProc / f l o a t ( f s )+ppsSh i f t
261 # pr in t ’ ppsSh i f t = %s ’ % ppsSh i f t
262 # pr in t ’ f r a c s e c = %s ’ % f r a c s e c
263 dataMsg . setFRACSEC(
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264 ENUM.LEAP SECOND ADD,
265 ENUM.LEAP SECONDNOTOCCURRED,
266 ENUM.LEAP SECOND NOT PENDING,
267 ENUM.QUALITYNORMAL,
268 i n t ( f r a c s e c ∗1000000) , #1 ,000 ,000 comes from the
timebase va lue s e t
269 )
270
271 c l i e n t . sendMessage ( dataMsg . fu l lFrame ( ) )
272 #read t i c k s /pps every second
273 i f k == fPMU: # TODO: think about whether t h i s
should be fPMU
274 #DB removed f o r no PPS t i c k s = s e rv e r . readSample (10)
275 # pr in t ’ t i c k s count = %s ’ % t i c k s
276 # s = s t r ( t i c k s )
277 # f . wr i t e ( s )
278 # f . wr i t e ( ’\n ’ )
279 #DB removed f o r no PPS pps = s e rv e r . readSample (10)
280 # pr in t ’ pps count = %s ’ % pps
281 k = 0
282 s ec +=1
283 pr in t ’ Seconds = %s ’ % sec
284 pr in t ’VRMS = %s ’ % ( rms∗120)
285 pr in t ’ Frequancy = %s ’ % f r e q
286 pr in t ’ Phase = %s ’ % phase
287 i f ( ( pps > lastPPScnt & ppsEnable == 1) ) :
288 ppsSh i f t += ( tBase − t i c k s /( pps − lastPPScnt ) ) /
f l o a t ( tBase )
289 lastPPScnt = pps
290
291 # pr in t ’ ppsSh i f t = %s ’ % ppsSh i f t
292 #TODO: need to think on t h i s some more − should work
f o r dropped PPS . . . I th ink
293 #TODO: need to add code f o r l ack o f PPS pu l s e f o r
c e r t a i n amt o f time − 30Sec I th ink from the spec
294 #TODO: probably a l s o need to have a f l a g f o r
communication from the C Code
295
296 # s = s t r ( pps )
297 # f . wr i t e ( s )
298 # f . wr i t e ( ’\n ’ )
299 #temp = data [ i ]
300
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301 e l s e :
302 l agcount +=1
303 i f l agcount == 1000 :
304 break
305 # pr in t ”%2 f l a s t data” % temp
306 end = datet ime . datet ime . now( )
307 d i f f = end − s t a r t
308 pr in t ”− − − − −”
309 pr in t ”%s samples ” % i
310 pr in t ”%s seconds ” % ( d i f f . t o t a l s e c ond s ( ) )
311 except KeyboardInterrupt :
312 s e r v e r . s topServer ( )
313 sys . e x i t (1 )
314 GPIO. output ( ”P8 16” , GPIO.LOW)
315 GPIO. output ( ”P8 14” , GPIO.LOW)
316 GPIO. output ( ”P8 12” , GPIO.LOW)
code/testUnixSocketServer.py
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